The High-Granularity Timing Detector (HGTD) will improve the performance of the ATLAS detector (in the endcap and forward regions) for Phase II upgrade in the HL-LHC by providing 30 ps time resolution. The detector base unit consists of a hybrid module of 2x4 cm 2 Low Gain Avalanche Detector (LGAD) bump-bonded to two ASICs and wire-bonded to a Flexible Printed circuit (FLEX cable) 
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Test plan
Post-layout simulations with Cadence "Sigrity" and "PowerSI" [1] (signal integrity and power distribution over long lines) The result of this simulation is fundamental since the signal integrity can be affected by any power instability Comparison between the resistance of the hatched and nonhatched geometry for power and ground planes. The current prototype has hatched planes (Ratio = Rhatched/Rnon-hatched) A 4x higher resistance is tolerated in the power distribution to accomplish the better matching on the transmission line impedance (Signal Wave Ratio > 5:1 • An adapter board has been developed as plug-in for the FMC High-Speed connector on the Kintex KC705 [2] .
• The FPGA is programmed to inject test patterns at 1.28 Gb/s and check the response with the IBERT. SMA connectors on the adapter board route the signals to the oscilloscope for classical eye-diagram analysis. Distance of the innermost module to the start of the peripheral on-detector boards is 630 mm → maximum length of 740 mm Width < 19 mm two co-planar FLEX cables with half the size to reduce the total thickness Thickness < 350 m to fit within the available space height of the stave
The prototype is in a study phase to understand the technology requirements (materials, manufacturing capability, electrical and mechanical robustness) and to address the potential problems by representing a significant subset of the signals (signal integrity, power distribution, HV-insulation, interference and crosstalk).
Basic detector unit: module A module consists of a LGAD + 2 ASICs + FLEX cable
Simulation results
•The I/O drivers in the KC705 are compatible with the VC707 [3] used by the LpGBT [4] designers. Test conditions close to the on-field operation.
•The insulation of the FLEX materials is checked up to 1 kV with the Megger MIT430 tester [5] . The IBERT will be tested w/wo HV •Time Domain Reflectrometry (TDR) in order to check the impedance homogeneity of the tracks. Crucial for high-speed data transmission.
• The test plan is performed at both room temperature and -30ºC, required to decrease the leakage current when running the sensors, to reproduce the temperature conditions in the HGTD. 
